

**This Page Is Inserted by IFW Operations
and is not a part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- **BLACK BORDERS**
- **TEXT CUT OFF AT TOP, BOTTOM OR SIDES**
- **FADED TEXT**
- **ILLEGIBLE TEXT**
- **SKEWED/SLANTED IMAGES**
- **COLORED PHOTOS**
- **BLACK OR VERY BLACK AND WHITE DARK PHOTOS**
- **GRAY SCALE DOCUMENTS**

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

THIS PAGE BLANK (USPTO)

(22) Date of Filing 23.06.1998

(71) Applicant(s)
EEV Limited
(Incorporated in the United Kingdom)
106 Waterhouse Lane, CHELMSFORD, Essex,
CM1 2QU, United Kingdom

(72) Inventor(s)
Stephen Mark Iskander
Robert Richardson

(74) Agent and/or Address for Service
G Cockayne
GEC Patent Department, Waterhouse Lane,
CHELMSFORD, Essex, CM1 2QX, United Kingdom

(51) INT CL⁷
H03K 17/691 17/10

(52) UK CL (Edition R)
H3P PCCT PMVS
H3T T2F5 T2T2X T2T2Z T2T3F T2W3 T5E
U1S S2139 S2197

(56) Documents Cited

EP 0782266 A1	EP 0724332 A1	EP 0211700 A1
WO 93/11609 A1	US 5304863 A	US 4866556 A
US 4511815 A	US 4425518 A	

(58) Field of Search
UK CL (Edition P) H3P PCCT PMVS PMVX PR
INT CL⁶ H03K 17/10 17/691

(54) Abstract Title
High voltage switching arrangement for driving RF sources

(57) A high voltage switching arrangement comprises a series of modules 1 containing a main switch such as a power FET 2. Control signals for the FETs are supplied by a single turn primary winding 3 threading a plurality of toroidal secondary windings 4. A train of control pulses is applied to the primary winding 3, the control pulse polarity determining whether the FETs are on or off (figure 3) and the length of the pulse train determining the pulse width and PRF of the output of the switching arrangement. Power for the FET driver 10 is derived from the control pulses by diodes 11,12. The primary winding 3 is driven by an H-bridge (figure 2). The switching arrangement may be used for testing purposes.




Fig.1.




Fig.2.




Fig.3.





Fig.4.



Fig.5.



Switching Arrangement

This invention relates to a switching arrangement and more particularly, but not exclusively, to a switching arrangement used in a pulse modulator for providing pulses of variable length and pulse repetition frequency (PRF).

5 A requirement exists for pulse modulator test equipment which is suitable for supplying variable output, with operating voltages, of say up to 30 kV, duty cycles in the range of less than 1% and up to greater than 30%, pulse widths in the range of 15ns to greater than 100 microseconds and PRFs up to 750 kHz. In conventional arrangements, a pulse
10 transformer would be used as a modulator for driving rf sources. However, it would be difficult to design a pulse transformer which could meet the demanding requirements outlined above.

The present invention seeks to provide a switching arrangement and particularly a
15 switching arrangement suitable for driving rf sources for test purposes. However, it is envisaged that the arrangement may also be suitable for use in other non-test applications where demanding switching requirements exist.

20 According to the invention, there is provided a switching arrangement comprising a solid state switch and control means arranged to apply control pulses to the solid state switch, such that when pulses of one polarity are applied, the switch is maintained in an on state and when pulses of the other polarity are applied, the switch is maintained in an off state.

Thus, by controlling the duration of the pulse train and its polarity, the switch can be controlled to give an output having characteristics which are variable over wide ranges, giving great versatility. For example, the PRF may be varied so as to give anything from a dc output to a frequency of 750 kHz. Providing pulses of one polarity continue to be applied, the switch will remain in its maintained state.

In a preferred arrangement, the control pulses are used to supply power to the switch drive circuitry. Advantageously, the switch is a power FET.

In a preferred arrangement, an H-bridge circuit is included to generate the control pulses, the H-bridge circuit including the primary winding of a transformer, and a secondary of the transformer being connected to the switch.

In a particularly advantageous arrangement, a plurality of switches are included, each switch having a respective different secondary winding connected thereto and there being a common single primary. This enables the switches to be controlled and powered simultaneously with a single input.

According to a feature of the invention, a pulse modulator includes a switch arrangement in accordance with the invention, and in another feature of the invention, test equipment includes a pulse modulator including the switching arrangement also. The invention is particularly advantageously applicable to test equipment where it is often necessary to be able to produce a wide range of outputs having very different characteristics.

One way in which the invention may be performed is now described by way of example with reference to the accompanying drawings in which:

Figure 1 is a schematic circuit diagram of a pulse modulator including a switching arrangement in accordance with the invention;

Figure 2 is a schematic diagram of an H-bridge circuit used to produce pulses to be supplied to the arrangement shown in Figure 1;

Figure 3 and 4 are pulse diagrams illustrating the operation of the arrangement of Figure 1; and

Figure 5 schematically shows a modulator circuit including a switching arrangement as shown in Figure 1.

With reference to Figure 1, a switching arrangement comprises twenty identical modules, one module 1 being shown in greater detail. The module 1 includes a main FET 2 which is the main switching element, FETs of the modules being connected in series as indicated.

The power for the FET 2 and its control signals are supplied from an isolated single turn primary 3 which passes through a toroidal secondary transformer 4 included in the module 1 and also through similar toroidal transformers included in each of the other modules. Thus the input supplied on the common single turn primary 3 is applied to each of

the modules in parallel.

The signal on the primary 3 comprises a plurality of pulses generated at an H-bridge circuit arrangement as shown in Figure 2. This comprises four FET switches 5, 6, 7 and 8 connected between ground and a positive voltage supply at 9. FETs 5 and 7 are connected in series between the input 9 and ground as are FETs 6 and 8. The single turn primary 3 is connected at one end between FETs 5 and 7 and at its other end between FETs 6 and 8.

When the circuit is inactive, each of the FETs 5 to 8 is open as shown. When it is wished to switch on the main FET 2 in module 1, and corresponding FETs in the other modules, FETs 5 and 8 are closed. The input 9 is pulsed to give a series of positive pulses through the primary 3 as shown in period t1 in Figure 3. When it is required to switch off the main FET 2 in module 1, following a reset period during which FETs 7 and 8 only for the H-bridge circuit of Figure 2 are closed, the switch configuration is changed so as to close FETs 6 and 7 and open FETs 5 and 8, changing the direction of current flow through the single primary 3 and giving a series of negative polarity pulses as shown in period t2 in Figure 3. Figure 3 shows the signals applied to the primary 3. The reset period t3 between period t1 and t2 although shown in Figure 3 as being relatively large compared to the pulse width may in reality be quite short. It is only necessary for it to be sufficiently long to reset the transformer 4. Typically each pulse in the pulse trains illustrated in Figure 3 has a pulse width of 1 microsecond.

With reference to Figure 1, the pulses as shown in Figure 3 are applied via the primary 3 to the toroidal transformer 4 in module 1. These pulses are used to provide a

power supply to the driver 10 of the main FET 2. The ends of the secondary 4 are connected via diodes 11 and 12 at 13 and a central tap 14 is connected via a Zener diode 15 and capacitor 16 in parallel to give a power supply to the driver 10 on line 17.

5 The control pulses applied via the single primary 3 also control the operation of the FET 2 enabling it to be switched off or on as required. When the pulses have positive polarity, as shown at the time t1 in Figure 3, the train of control pulses is applied via line 18 from one end of the secondary 4 via a diode 19 to the driver 10 of the main FET 2. This causes the FET 2 to remain switched on during the entire period that the train of pulses is
10 applied to the driver 10. When the FET 2 is to be switched off, the negative pulses as shown in t2 of Figure 3 are applied to the single primary 3. These give a train control pulses on line 20 and the other end of the secondary 4 which are applied via another FET 21 to the driver 10. The FET 2 then remains switched off for as long as the pulses continue to be applied to the driver 10. Figure 4 shows the FET trigger signal produced from the pulse train illustrated
15 in Figure 3.

Thus, by varying the length and polarity of the pulse train, control of the switching of the main FET is accomplished. The pulse repetition frequency and pulse length can be controlled over a very wide range.

20 Figure 5 illustrates schematically a modulator incorporating the switching arrangement illustrated in Figure 1 and shown at 22. This is connected to a dc supply 23, load 24 and a reservoir capacitor 25.

CLAIMS

1. A switching arrangement comprising a solid state switch and control means arranged to apply control pulses to the solid state switch, such that when pulses of one polarity are applied, the switch is maintained in an on state and when pulses of the other polarity are applied, the switch is maintained in an off state.

2. An arrangement as claimed in claim 1 wherein the control pulses are used to supply power to the switch drive circuitry.

3. An arrangement as claimed in claim 1 or 2 wherein the switch is a power FET.

4. An arrangement as claimed in claim 1, 2 or 3 wherein the control means includes an H-bridge circuit to generate the control pulses, the circuit including the primary of a transformer, the secondary being connected to the switch.

5. An arrangement as claimed in any preceding claim and including a plurality of solid state switches, each having a respective different secondary connected thereto and a common single primary transformer.

6. An arrangement as claimed in claim 5 wherein the secondary windings are toroidal.

7. An arrangement as claimed in claim 5 or 6 wherein the plurality of solid state switches are connected in series.

8. A pulse modulator including a switching arrangement as claimed in any preceding claim .

9. A test arrangement including a pulse modulator as claimed in claim 8.

5 10. A switching arrangement substantially as illustrated in and described with reference to Figures 1 and 2 of the accompanying drawings.

11. A pulse modulator substantially as illustrated in and described with reference to the accompanying drawings.



Application No: GB 9813382.0
Claims searched: 1-11

Examiner: K. Sylvan
Date of search: 18 August 1998

Patents Act 1977
Search Report under Section 17

Databases searched:

UK Patent Office collections, including GB, EP, WO & US patent specifications, in:
UK CI (Ed.P): H3P (PR.PCCT,PMVS,PMVX)
Int CI (Ed.6): H03K (17/10,17/691)
Other:

Documents considered to be relevant:

Category	Identity of document and relevant passage		Relevant to claims
Y	EP0782266 A1	Commisariat a l'energie atomique. See figures 2 and 6.	6
Y	EP0724332 A1	Commisariat a l'energie atomique. See figures 1,2, and 6.	6
X	EP0211700 A1	Compagnie d'informatique militaire spatiale et aeronautique. See the figures, especially figure 5.	1-3
X	WO 93/11609 A1	Rahban. See the abstract, figures 1,2 and 5.	1,3,4
Y,X	US5304863	Hughes. See figures 1, 2c, and 2d.	X: 1-3 Y: 5-8
X	US4866556	Siemens. See figures 2,3,4 and 6	1-5,7
Y	US4511815	I.R. See figure 4.	5,7
Y	US4425518	US Sec. Air Force. See figure 1.	5,7,8

X	Document indicating lack of novelty or inventive step	A	Document indicating technological background and/or state of the art.
Y	Document indicating lack of inventive step if combined with one or more other documents of same category.	P	Document published on or after the declared priority date but before the filing date of this invention.
&	Member of the same patent family	E	Patent document published on or after, but with priority date earlier than, the filing date of this application.

THIS PAGE BLANK (USPTO)